

R65C00 CMOS Microcomputer System DATA SHEET

R65C00 MICROPROCESSORS (CPU)

DESCRIPTION

The 8-bit R65C00 microcomputer system is produced with CMOS Silicon Gate technology. Advanced system architecture enhances its performance speeds; a family of software-compatible microprocessor (CPU) devices (described below) enhances system cost-effectiveness. Rockwell also provides memory and microcomputer systems, as well as low-cost design aids and documentation.

R65C00 MICROPROCESSOR (CPU) CONCEPT

Three CPU devices are available. All are software-compatible and provide addressable memory, interrupt input, and on-chip clock oscillators and drivers options. All are buscompatible with the NMOS R6500 family devices.

The family includes two microprocessors with on-board clock oscillators and drivers and one microprocessor driven external clocks. The on-chip clock versions are aimed at hig performance, low cost applications where single phase inputs crystal or RC inputs provide the time base. The slave processor version is geared for multiprocessor system applications where maximum timing control is me statory. R65C00 microprocessors are available in a criefy f packaging (ceramic and plastic), operating frequence 12 MHz, 3 MHz and 4 MHz), and temperature (commercial archipolatrial) versions.

MEMBERS OF THE 65C O MICROPROCESSOR (C. U) FAMILY

Microprocessors with Interna Clock erator

Model

udressable Memory

R65C7

64K Bytes 64K Bytes

Microprocessors th External Clock Input:

Model

Addressable Memory


R65C112

64K Bytes

FEATURES

- CMOS silicon gate technology
- Low Power (4MA/MHz)
- Downward software of mpatible with R6502
 - -Twelve additional instructions
 - —Two new addressing des
- Single 5V ±20% power story
- Eight bit particlessing
- Decimal and binary a shine of
- True indexing capability
- Programmable ack pointer
- Interrup apabil
- Non-maska, in errupt
 - pe of speed memory
- Eight-bit Bidirectional Data Bus
- A ressable memory range of up to 64K bytes
- Read input
- Direct Memory Access capability
- Remory Lock Output
- 2MHz, 3MHz, and 4MHz versions
- Choice of external or on-chip clocks
- On-the-chip clock options
 - -External single clock input
 - -Direct Crystal Input (÷ 4)
- Commercial and industrial temperature versions
- · Pipeline architecture
- Slave Processor Version (R65C112)

ORDERING INFORMATION



R65C00 SIGNAL DESCRIPTION

Clocks $(\phi_0, \phi_1, \phi_2, \phi_4)$

The R65C112 requires an external ϕ_2 clock.

The R65C02 requires an external ϕ_0 clock.

The R65C102 clocks may be generated externally or internally with a crystal across XTLI and XTLO.

φ₀—TTL input clock to the R65C02

 ϕ_4 —Quadrature output clock from the R65C102. The address is valid at the rising edge of ϕ_4 .

When the input clock is stopped the CPU is in the standby mode.

Address Bus (A0-A15)

These outputs are TTL compatible and capable of driving one standard TTL load and 130 pF.

Data Bus (D0-D7)

The data bus uses eight pins. This is a bidirectional bus, transferring data to and from the device and peripherals. The outputs are tri-state buffers capable of driving one standard TTL load and 130 pF.

Ready (RDY)

This input signal allows the user to halt or single step the microprocessor on all cycles. A negative transition to the low state during or coincident with phase one (ϕ_1) will halt the microprocessor with the output address lines reflecting the current address being accessed. During a Write cycle the data bus will reflect the current data being written.

While RDY is low the CPU is in a low power mode.

Bus Enable (BE)

The BE input allows an external device to tri-state the address, data, and R/W lines by taking this line to a logical zero state.

Interrupt Request (IRQ)

This TTL level input requests that an interrupt sequence begin within the microprocessor. The microprocessor will complete the instruction being executed before recognizing the request. At that time, the interrupt mask bit in the Status Code Register will be examined. If the interrupt mask flag is not set, the microprocessor will begin an interrupt sequence. The Program Counter and Processor Status Register are stored in the stack. The microprocessor will then set the interrupt mask flag high so that no further interrupts may occur. At the end of this cycle, the program counter low will be loaded from address FFFE and program counter high from location FFFF, thus transferring program control to the memory vector located at these addresses. The RDY signal must be in the high state for any interrupt to be recognized. An external pull-up resistor should be used for proper wire-OR operation.

Non-Maskable Interrupt (NMI)

A negative going edge on this input requests that a non-maskable interrupt sequence be generated within the microprocessor.

NMI is an unconditional interrupt. Following completion of the current instruction, the sequence of operations defined for IRQ will be performed, regardless of the state of the interrupt mask flag. The vector address loaded into the program counter, low and high, are locations FFFA and FFFB respectively, thereby transferring program control to the memory vector located at these addresses. The instructions loaded at these locations cause the microprocessor to branch to a non-maskable interrupt routine in memory.

 $\overline{\text{NMI}}$ requires an external resistor to V_{cc} for proper wire-OR operations.

Inputs $\overline{\text{IRQ}}$ and $\overline{\text{NMI}}$ are hardware interrupts lines sampled during ϕ_2 (phase 2). They begin the appropriate interrupt routine on the ϕ_1 (phase 1) following the completion of the current instruction.

Set Overflow Flag (S.O.)

A negative going edge on this input sets the overflow bit in the Status Code Register. This signal is sampled on the trailing edge of ϕ_1 and must be externally synchronized.

SYNC

This output line identifies those cycles in which the microprocessor is doing an OP CODE fetch. The SYNC line goes high during ϕ_1 of an OP CODE fetch and stays high for the remainder of that cycle. If the RDY line is pulled low during the ϕ_1 clock pulse in which SYNC went high, the processor will stop in its current state and will remain there until the RDY line goes high. In this manner the SYNC signal can be used to control RDY to cause single instruction execution.

Reset

This input resets or starts the microprocessor from a power down condition. During the time that this line is held low, writing to or from the microprocessor is inhibited. When a positive edge is detected on the input, the microprocessor will immediately begin the reset sequence.

After a system initialization time of six clock cycles, the mask interrupt flag will be set and the microprocessor will load the program counter from the memory vector locations FFFC and FFFD. This is the start location for program control.

This line is a Schmitt trigger input which facilitates the use of an RC network as a power on reset circuit.

Memory Lock (ML)

This output may be used by external bus arbitration circuitry to avoid the interruption of read-modify-write instructions. These instructions are ASL, DEC, INC, LSR, RMB, ROR, SMB, TRB, and TSB.

ADDRESSING MODES

ACCUMULATOR ADDRESSING—This form of addressing is represented with a one byte instruction, implying an operation on the accumulator.

IMMEDIATE ADDRESSING—In immediate addressing, the second byte of the instruction contains the operand, with no further memory addressing required.

ABSOLUTE ADDRESSING—In absolute addressing, the second byte of the instruction specifies the eight low order bits of the effective address while the third byte specifies the eight high order bits. Thus, the absolute addressing mode allows access to the entire 64K bytes of addressable memory.

ZERO PAGE ADDRESSING—The zero page instructions allow for shorter code and execution times by fetching only the second byte of the instruction and assuming a zero high address byte. Careful use of the zero page can result in significant increase in code efficiency.

INDEXED ZERO PAGE ADDRESSING—(X, Y indexing)—This form of addressing is used with the index register and is referred to as "Zero Page, X" or "Zero Page, Y". The effective address is calculated by adding the second byte to the contents of the index register. Since this is a form of "Zero Page" addressing, the content of the second byte references a location in page zero. Additionally, due to the "Zero Page" addressing nature of this mode, no carry is added to the high order eight bits of memory and crossing of page boundaries does not occur.

INDEXED ABSOLUTE ADDRESSING—(X, Y indexing)—This form of addressing is used in conjunction with X and Y index register and is referred to as "Absolute, X" and "Absolute, Y". The effective address is formed by adding the contents of X or Y to the address contained in the second and third bytes of the instruction. This mode allows the index register to contain the index or count value and the instruction to contain the base address. This type of indexing allows any location referencing and the index to modify multiple fields, resulting in reduced coding and execution time.

INDEXED ABSOLUTE INDIRECT—(new addressing mode—JMP (IND), X)—The contents of the second and third instruction bytes are added to the X-register. The sixteen-bit result is a memory address containing the effective address.

IMPLIED ADDRESSING—In the implied addressing mode, the address containing the operand is implicitly stated in the operation code of the instruction.

RELATIVE ADDRESSING—Relative addressing is used only with branch instructions and establishes a destination for the conditional branch.

The second byte of the instruction becomes the operand which is an "Offset" added to the contents of the lower eight bits of the program counter when the counter is set at the next instruction. The range of the offset is -128 to +127 bytes from the next instruction.

INDEXED INDIRECT ADDRESSING—In indexed indirect addressing (referred to as (Indirect, X)), the second byte of the instruction is added to the contents of the X index register, discarding the carry. The result of this addition points to a memory location on page zero whose contents are the low order eight bits of the effective address. The next memory location in page zero contains the high order eight bits of the effective address. Both memory locations specifying the high and low order bytes of the effective address must be in page zero.

INDIRECT INDEXED ADDRESSING—In indirect indexed addressing (referred to as (Indirect), Y), the second byte of the instruction points to a memory location in page zero. The contents of this memory location are added to the contents of the Y index register, the result being the low order eight bits of the effective address. The carry from this addition is added to the contents of the next page zero memory location, the result being the high order eight bits of the effective address.

ABSOLUTE INDIRECT—The second byte of the instruction contains the low order eight bits of a memory location. The high order eight bits of that memory location are contained in the third byte of the instruction. The contents of the fully specified memory location are the low order byte of the effective address. The next memory location contains the high order byte of the effective address which is loaded into the sixteen bits of the program counter. (JMP (IND) only)

INDIRECT—(new addressing mode)—The second byte of the instruction contains a zero page address serving as the indirect pointer.

INSTRUCTION SET

ALPHABETIC SEQUENCE

	THE RESERVE THE RESERVE OF THE RESERVE OF THE PARTY OF TH			
(2) ADC	Add Memory to Accumulator with Carry		NOP	No Operation
(2) AND	"AND" Memory with Accumulator			
ASL	Shift Left One Bit (Memory or Accumulator)	(2)	ORA	"OR" Memory with Accumlator
(1) BBR	Branch on Bit Reset		PHA	Push Accumulator on Stack
(1) BBS	Branch on Bit Set		PHP	Push Processor Status on Stack
BCC	Branch on Carry Clear	(1)	PHX	Push X Register on Stack
BCS	Branch on Carry Set	(1)	PHY	Push Y Register on Stack
BEQ	Branch on Result Zero		PLA	Pull Accumulator from Stack
(2) BIT	Test Bits in Memory with Accumulator		PLP	Pull Processor Status from Stack
BMI	Branch on Result Minus	(1)	PLX	Pull X Register from Stack
BNE	Branch on Result not Zero	(1)	PLY	Pull Y Register from Stack
BPL	Branch on Result Plus	(,,		Tan Trioglotor nom otack
(1) BRA	Branch Always	(1)	RMB	Reset Memory Bit
BRK	Force Break	(')	ROL	Rotate One Bit Left (Memory or Accumulator)
BVC	Branch on Overflow Clear		ROR	Rotate One Bit Right (Memory or Accumulator)
			RTI	Return from Interrupt
BVS	Branch on Overflow Set		RTS	Return from Subroutine
010	Olean Carry Flag		nio	neturn rom Subrodune
CLC	Clear Carry Flag		SBC	Subtract Memory from Accumulator with Borrow
CLD	Clear Decimal Mode		SEC	Set Carry Flag
CLI	Clear Interrupt Disable Bit		SED	Set Decimal Mode
CLV	Clear Overflow Flag		SEI	Set Interrupt Disable Status
(2) CMP		(4)	SMB	Set Memory Bit
CPX	Compare Memory and Index X	(1)	STA	Store Accumulator in Memory
CPY	Compare Memory and Index Y	(2)		
(0) 550	D		STX	Store Index X in Memory
(2) DEC	Decrement Memory by One	(4)	STZ	Store Index Y in Memory
DEX	Decrement Index X by One	. (1)	512	Store Zero
DEY	Decrement Index Y by One		TAV	Transfer Assumulator to Index V
			TAX	Transfer Accumulator to Index X
(2) EOR	"Exclusive-OR" Memory with Accumulator	/41	TAY	Transfer Accumulator to Index Y
		(1)	TRB	Test and Reset Bits
(2) INC	Increment Memory by One	(1)	TSB	Test and Set Bits
INX	Increment Index X by One		TSX	Transfer Stack Pointer to Index X
INY	Increment Index Y by One		TXA	Transfer Index X to Accumulator
			TXS	Transfer Index X to Stack Register
(2) JMP			TYA	Transfer Index Y to Accumulator
JSR	Jump to New Location Saving Return Address			
(2) LDA	Load Accumulator with Memory			
LDX				
LSR	Shift One Bit Right (Memory or Accumulator)			
(2) LDA LDX LDY	Load Index X with Memory Load Index Y with Memory		TYA	Transfer Index X to Stack Registransfer Index Y to Accumulator

NOTES:

- (1) New Instruction
- (2) Previous Instruction with additional addressing mode(s)

OP CODE MATRIX

0 —OP Code—Addressing Mode—Instruction Bytes; Machine Cycles BRK Implied 1 7

LSD	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
Imp	RK olied 7	ORA (IND, X) 2 6			TSB ZP 2 5	ORA ZP 2 3	ASL ZP 2 5	RMB0 ZP 2 5	PHP Implied 1 3	ORA IMM 2 2	ASL Accum 1 2		TSB ABS 3 ,6	ORA ABS 3 4	ASL ABS 3 6	BBR0 ZP 3 5**
Rela	PL ative 2**	ORA (IND), Y 2 5*	ORA (IND) 2 5		TRB ZP 2 5	ORA ZP, X 2 4	ASL ZP, X 2 6	RMB1 ZP 2 5	CLC Implied 1 2	ORA ABS, Y 3 4*	INC Accum 1 2		TRB ABS 3 6	ORA ABS, X 3 4*	ASL ABS, X 3 7	BBR1 ZP 3 5**
Abso	SR colute 6	AND (IND, X) 2 6			BIT ZP 2 3	AND ZP 2 3	ROL ZP 2 5	RMB2 ZP 2 5	PLP Implied 1 4	AND IMM 2 2	ROL Accum 1 2		BIT ABS 3 4	AND ABS 3 4	ROL ABS 3 6	BBR2 ZP 3 5**
Rela	MI ative 2**	AND (IND, Y) 2 5*	AND (IND) 2 5		BIT ZP, X 2 4	AND ZP, X 2 4	ROL ZP, X 2 6	RMB3 ZP 2 5	SEC Implied 1 2	AND ABS, Y 3 4	DEC Accum 1 2		BIT ABS, X 3 4*	AND ABS, X 3 4*	ROL ABS, X 3 7	BBR3 ZP 3 5**
Imp	RTI olied 6	EOR (IND, X) 2 6				EOR ZP 2 3	LSR ZP 2 5	RMB4 ZP 2 5	PHA Implied 1 3	EOR IMM 2 2	LSR Accum 1 2		JMP ABS 3 3	EOR ABS 3 4	LSR ABS 3 6	BBR4 ZP 3 5**
		EOR (IND), Y 2 5*	EOR (IND) 2 5			EOR ZP, X 2 4	LSR ZP, X 2 6	RMB5 ZP 2 5	CLI Implied 1 2	EOR ABS, Y 3 4*	PHY Implied 1 2			EOR ABS, X 3 4*	LSR ABS, X 3 7	BBR5 ZP 3 5**
Imp	TS olied 6	ADC (IND, X) 2 6†			STZ ZP 2 3	ADC ZP 2 3†	ROR ZP 2 5	RMB6 ZP 2 5	PLA Implied 1 4	ADC IMM 2 2†	ROR Accum 1 2		JMP Indirect 3 5	ADC ABS 3 4†	ROR ABS 3 6	BBR6 ZP 3 5**
Rela	VS ative 2**	ADC (IND, Y) 2 5*†	ADC (IND) 2 5†	- 19	STZ 2 4	ADC ZP, X 2 4†	ROR ZP, X 2 6	RMB7 ZP 2 5	SEI Implied 1 2	ADC ABS, Y 3 4*†	PLY Implied 1 2		JMP (IND), X 3 6	ADC ABS, X 3 4*†	ROR ABS, X 3 7	BBR7 ZP 3 5**
BF Rela	ative	STA (IND, X) 2 6	12-2		STY ZP 2 3	STA ZP 2 3	STX ZP 2 3	SMB0 ZP 2 5	DEY Implied 1 2	BIT IMM 2 2	TXA Implied 1 2		STY ABS 3 4	STA ABS 3 4	STX ABS 3 4	BBS0 ZP 3 5**
	200000	STA (IND, Y) 2 6	STA (IND) 2 6		STY ZP, X 2 4	STA ZP, X 2 4	STX ZP, Y 2 4	SMB1 ZP 2 5	TYA Implied 1 2	STA ABS, Y 3 5	TXS Implied 1 2		STZ ABS 3 4	STA ABS, X 3 5	STZ ABS, X 3 5	BBS1 ZP 3 5**
IM	DY MM 2	LDA (IND, X) 2 6	LDX IMM 2 2		LDY ZP 2 3	LDA ZP 2 3	LDX ZP 2 3	SMB2 ZP 2 5	TAY Implied 1 2	LDA IMM 2 2	TAX Implied 1 2		LDY ABS 3 4	LDA ABS 3 4	LDX ABS 3 4	BBS2 ZP 3 5**
Rela	CS ative	LDA (IND), Y 2 5*	LDA (IND) 2 5		LDY ZP, X 2 4	LDA ZP, X 2 4	LDX ZP, Y 2 4	SMB3 ZP 2 5	CLV Implied 1 2	LDA ABS, Y 3 4*	TSX Implied 1 2		LDY ABS, X 3 4*	LDA ABS, X 3 4°	LDX ABS, Y 3 4*	BBS3 ZP 3 5**
IM	PY //M 2	CMP (IND, X) 2 6			CPY ZP 2 3	CMP ZP 2 3	DEC ZP 2 5	SMB4 ZP 2 5	INY Implied 1 2	CMP IMM 2 2	DEX Implied 1 2		CPY ABS 3 4	CMP ABS 3 4	DEC ABS	BBS4 ZP 3 5**
Rela	NE ative 2**	CMP (IND), Y 2 5*	CMP (IND) 2 5			CMP ZP, X 2 4	DEC ZP, X 2 6	SMB5 ZP 2 5	CLD Implied 1 2	CMP ABS, Y 3 4*	PHX Implied 1 2			CMP ABS, X 3 4*	DEC ABS, X 3 7	BBS5 ZP 3 5**
IN	PX //M 2	SBC (IND, X) 2 6†			CPX ZP 2 3	SBC ZP 2 3†	INC ZP 2 5	SMB6 ZP 2 5	INX Implied 1 2	SBC IMM 2 2†	NOP Implied 1 2		CPX ABS 3 4	SBC ABS 3 4†	INC ABS 3 6	BBS6 ZP 3 5**
Rela	EQ ative	SBC (IND), Y 2 5*†	SBC (IND) 2 5†			SBC ZP, X 2 4†	INC ZP, X 2 6	SMB7 ZP 2 5	SED Implied 1 2	SBC ABS, Y 3 4*†	PLX Implied 1 2			SBC ABS, X 3 4*†	INC ABS, X 3 7	BBS7 ZP 3 5**

- New Opcode

[†]Add 1 to N if in decimal mode.

*Add 1 to N if page boundary is crossed.


**Add 1 to N if branch occurs to same page;
Add 2 to N if branch occurs to different page.

259

1 8	S C	0.0		.000			2	N	2 0 2	Z (3)			v · N 9	
2 1	1 2							· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · ·				E	And
6	0		Ø .					store	store				Memory Add	8
5 4	B								B				Memory Add	And
6 5	1	>		2						(D) · · ·		2 2 .		
7	z	ZZZ		·ZZZZZ	ZZZZ	z··zzz	0 · Z ·	· · · z · ·	·ZZ	, z		ZZZZZ	2 . 2	
	7	片					3		1		74		ž.	< >
BIT #)	9	EF EF		111111	12.9.	THE REAL			29		E7			
BY B	2	DF.			1-1-6	100	1 1 1 1 1	-	22	Tell-1	20		tal and	
OP E							L. P.		Pig .	100			-	
BIT ADDRESSING (OP	4	40							47		7		300	SS
SSIP	3	R H							37	Janes J.	87	No. 1 CA		dre
DRE	2	AF AF	1 2 -				1		27		A7		THE PRINT	ator per effective add
AD	-	T T T		1000	. 1	Charles .	195	110000	17	R. P. T	26	11.6		tive
BIT		# # # # # # # # # # # # # # # # # # #			No.				100		28		100	ffec
>	B	15 W			-	-		- 4	Q		2 08	Ser. 181		or er e
JE,	*					2	-		-	1000	4		×>	
Z. PAGE,	_				Section 1	98			Mg T		96	9.52	Index	Accumul
=	OP						2	1000	-	N	8			Me
ECT	*	0 0		20	2 .	2 3	2			9	ιn .		E E	11 11
INDIRECT	OP			00	25		5	THE REAL PROPERTY.		F2	35		LEGEND X X	- «Σ
=	=	32		0	ro.	95 B2	-	1 11		-	0,			
RELATIVE	*							1 100						
ELA	OP		25.8 80 75.8 80	1.	7 4			1 10 1/2 1		7 2 10 2	-	to the said	38.7	
=	0 *	8 H B 9	0 - 8 - 2 / 2	m	m (m (m)	60			0	т		100 100 100	
5. Y	-	4 4		4	4	44	4		111111	4	· 0		130 100 10	
ABS.	OP	36	The State of the S	60	65	BE BB	61	- Other man	No. 1	64	66		A TOP OF THE PERSON NAMED IN	
	*	000 0		6 6	n n	. m	-	8 12 24	00	m	en , en		The second	
× '	-	491 4		4 K	40	(4) 4	-		~~	4	00 0	100	31	
ABS,	OP	3C = E 3D	145073	8 8	FE 50	BC BD	SE 1D		3E 7E	5	96		The Party	
×	*	ana a		2 2	200	2 2			22	α.	0 0 0	STATE OF THE PARTY OF	Tally Conney	
GE,	_	440 4		4 0	4 0	4 4	0 4		9 9	4	4, 4, 4			
Z. PAGE,	OP	35 35 34 34		90	55 F6	B4 B5	15		36	F5	95 94 74	-	11 5314	
	*	NN		2	N	OI .	2	2 7	Broth	~	Q		CON 1-12	
٧.(٥	_	w w		(0)	'n	(3)	40		- 18 3 1	S	0	100 100 0	335	
(IND)	OP	31		5	15		=		Versil T	Ĭ.	-6		P STORY	
	*	NN		~	N	6 0	2			2	~	APPENDING.	9	
(IND, X)	-	99		9	9	9 9	9			9	9	2014	×	
(INC	OP	192		5		A 20	10		July 150	Ē.	8	NOT THE RES	mal	
=	*				_				-				Decimal Mode	
LIED	_		r 000	~ ~	N N	CV .	N 6	ww w 4 4 4 4	9	9 222			- E	
IMPL	OP	Edito Heli	00 18 18 58	CA B8	88 EB	80	EA 48	08 08 58 68 74 74	48	66 38 78 78		AA AB	98 Z	
	*	-		-	-		e			2 11 11			5	
ACCUM.	_	N,	A STATE OF THE REAL PROPERTY.	2	8		8		20	Marie Contract		49 36	99 98 98 98 Add 1 to N if	
AC	OP	V B		38	4		4 4		2A 6A		117	TERLEY.		
	*	000 0		2222	20	,000	2 2		22	N	0000	ุกก	9	
IMMEDIATE ABSOLUTE ZERO PAGE	2	wwa @	- 1 mile but	m m m	n (a)	@mm	(g) 60	HILLS MAN	0.0	m	0000	0.0		
ERC	OP	25 25 26 86		C6 E4 C5	45 E6	A6 A4	9 5		26	E5	88 89 49 49	4 40	Will Take	
TEZ	壮	m m m m m m m m m m m m m m m m m m m		пппп	00	00000	ო ო	AND THE STATE OF	00	6	9 9 9 9	00		
OLU	-	440 . 4		4 4 4/0	4 0	w @ 4 4 4			9 9	4	4444	9 9		ge
ABS	OP	2C 2D 2D 2C		8888	4D EE	APD APD AC	AE BD	The state of the s	2E 6E	ED	8 # 3 4	50	9	pa
TE	*	00 0	STATE OF THE PARTY	222	2	000	- 2	AND DELLA		N		ALE L	sed	rent
EDIA	_	00 0	E RELEASE	naal	N	200	2	13 1 1 19 11		~			cros	liffe
MM	OP	69 58		C E E	49	A 2 A 8	60	6		E9	170. 74		Si	to
The second second	NOI	$\begin{array}{c} -A & (4)(1)(6) \\ (1) \\ (2) \\ (3) \\ (4) \\ (4) \\ (5) \\ (6) \\ (7) \\ (8) \\ (8) \\ (8) \\ (9) \\ (1) \\ (1) \\ (2) \\ (2) \\ (2) \\ (3) \\ (4) \\ (5) \\ (6) \\ (7) \\ (7) \\ (8) \\ (8) \\ (9) \\ (1) \\ (1) \\ (1) \\ (2) \\ (2) \\ (3) \\ (4) \\ (4) \\ (5) \\ (6) \\ (6) \\ (7) \\ (7) \\ (8) \\ (8) \\ (9) \\ (1) \\ (1) \\ (1) \\ (1) \\ (2) \\ (3) \\ (4) \\ (4) \\ (4) \\ (5) \\ (6) \\ (6) \\ (6) \\ (7) \\ (7) \\ (8) \\ (8) \\ (8) \\ (9) \\ (9) \\ (1) \\ (2) \\ (3) \\ (2) \\ (2) \\ (2) \\ (3) \\ (2) \\ (3) \\ (2) \\ (3) \\ (4) \\ $	(2) (2) (3) (4) (6) (5) (7) (7) (7) (7) (7) (7) (7) (7) (7) (7		0	D D	00 - C	M M S - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	Ø Ch	See Fig. 2) A (1)(6)			X X X X X X X X X X X X X X X X X X X	Add 2 to N if branch occurs to different page Carry not = Borrow
	OPERATION	A-M-C-A A/M-A A/M-A Branch on M ₆ Branch on M ₆ Branch on C	Branch on Z = Ø (9 Branch on N = Ø (9 Branch Alloys = Ø Branch on V = Ø (9 Branch on V =	× × × × × × × × × × × × × × × × × × ×	× 4 M × 1	Y · 1 · Y Jump to New Loc Jump Sub (See F M · A (1) M · X (1) M · Y (1)	Operation // A - Ms S	(0 (0 (0 (0	7 (5) (C) (7) (C) (7) (Rtrn Int (See	Rtm Sub (Se A M C-A 1-C 1-D		A A A A A A A A A A A A A A A A A A A	X-S X-S Y-A N if page	N if branch
	MNEMONIC	ADC AND ASL BBS[#(\$\(\text{g} - 7)\)] E BBS[#(\$\(\text{g} - 7)\)] E BCC BCC BEC BEC BEC BEC BEC BE					LSR NOP ORA PHA		HMB[#(8-7)] RØL RØR RTI		[#(0-7)]	TAX TAY TRB TSB TSX	NOTES 1. Add 1 to	Add 2 to N i

HARDWARE SPECIFICATIONS

R65C02-40 Pin Package



VSS

ML

NMI

SYNC

VCC

A0

A1

A2

A3

A4

A5

A6

A7

A8

A9

A10

A11

A11

20

RDY = ϕ_4 (OUT) = IRQ

2

3

6

8

9

11

12

14

15

16

17

19

20

□ 18

口 10

13

ППП

5

40 RES ϕ_2 (OUT) ϕ_3 S.O.

□ XTLI

☐ XTLO
☐ R/W

₽ SEE

□ D0

D2

□ D4

□ D6
□ D7

☐ A15

☐ A14 A13

□ A12

□ VSS

32 D1

28 🎞 D5

37

36

35

34

33

31

30

29

27

26

25

24

23

22

21

FEATURES

- Pin Compatible with NMOS R6502
- 64K Addressable Bytes of Memory (A0-A15)
- IRQ Interrupt
- On-the-chip Clock
 - -TTL Level Single Phase Input
- SYNC Signal

(can be used for single instruction execution)

- RDY Signal (can be used to halt or single cycle execution)
- Two Phase Output Clock for Timing of Support Chips
- NMI Interrupt

R65C102-40 Pin Package

FEATURES

- φ₄ Quadrature Clock Output eases access time requirements
- 64K Addressable Bytes of Memory (A0-A15)
- IRQ Interrupt
- On-the-chip Clock
 - -TTL Level Single Phase Input
 - -RC Time Base Input
 - -Crystal Time Base Input (÷ 4)
- SYNC Signal

(can be used for single instruction execution)

RDY Signal

(can be used to halt or single cycle execution)

- Two Phase Output Clock for Timing of Support Chips
- NMI Interrupt
- Direct Memory Access Capability
- Memory Lock Output
- Bus Enable Signal


R65C112-40 Pin Package

40 RES VSS 日₁ 39 D N.C. RDY N.C. 38 🖂 S.O. $\frac{\phi_2}{BE}(IN)$ IRQ 37 4 ML 5 36 35 N.C. NMI 6 SYNC -34 | R/W D0 D1 D2 VCC 8 33 A0 9 32 A1 10 31 30 🗖 D3 A2 11 29 D4 28 D5 27 D6 'A3 **12** A4 13 A5 14 A6 26 D7 **15** A7 口16 25 A 15 24 A A14 23 A13 **A8** 17 A9 18 22 A12 A10 19


21 - VSS

FEATURES

- Slave Processor Version
- 64K Addressable Bytes of Memory (A0-A15)
- IRQ Interrupt
- NMI Interrupt
- RDY Signal
- 8 Bit Bidirectional Data Bus
- SYNC and RDY Signal
- Two phase clock input
- Bus Enable
- Direct Memory Access capability
- Memory Lock Output



Read Data from Memory or Peripherals Timing



*Hold time for BA, BS not specified

Write Data to Memory or Peripherals Timing

A.C. Electrical Timing Characteristics

ID#	Characteristics	Symbol	6502 2MHz Min Max	6502 3MHz Min Max	6502 4MHz Min Max
1.	Cycle Time	TCYC	500	333	250
2.	Pulse Width, 02 Low	PW02L	210	160	100
3.	Pulse Width, 02 High	PW02H	220	170	110
4.	Clock Rise & Fall Time	TR, TF	15	12	10
5.	Pulse Width, 04 Low	PW04L	210	150	100
6.	Pulse Width, 04 High	PW04H	220	160	110
7.	Delay Time 02 to 04 Rise	TAVS	80 125	94	63
8.	Address Delay	TADS	100	75	50
9.	Address Hold Time (Address, R/W)	THRW	20	20	20
10.	Address Valid to 04 Rise	TA04	25	18	12
11.	Data Delay Time (Write)	TDDW	110	82	55
12.	Read Data Setup Time	TDSU	40	30	20
13.	Read Data Hold Time	THR	10	10	10
14.	Write Data Hold Time	THW	30	30	30
15.	Read Access Time	TACC	340	254	168
16.	Processor Control Setup Time (RDY, S.O. Interrupts, Reset)	TRWS	110	80	60
17.	Bus Enable Setup Time	TBE	125	100	75

NOTE: All units in nano seconds.

D.C. CHARACTERISTICS

Maximum Ratings

Rating	Symbol	Value	Unit
Supply Voltage	V _{cc}	-0.3 to +7.0	Vdc
Input Voltage	V _{in}	-0.3 to +7.0	Vdc
Operating Temperature	T	100	°C
Commercial		0 to +70	
Industrial		-40 to +85	
Storage Temperature	T _{STG}	-55 to +150	°C

NOTE

This device contains input protection against damage to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than maximum rating.

Electrical Characteristics


 $(V_{CC} = 5.0 \pm 20\%, V_{SS} = 0)$

Characteristic	Symbol	Min	Max	Unit
Input High Voltage All Input Pins (except ϕ_2 on R65C112)	V _{IH}	2.0	V _{cc} + 0.3	Vdc
Input Low Voltage All Input Pins (except ϕ_2 on R65C112)	V _{IL}	-0.3	(0.8)	Vdc
Input High Voltage φ _{2 in} on R65C112	V _{IH}	2.4		Vdc
Input Low Voltage φ _{2 in} on R65C112	V _{IL}	-içer	0.4	Vdc
Input Leakage Current (V _{in} = 0 to 5.25V, V _{CC} = 0)	l _{in}	ATT.	10	μΑ
Logic (Excl. Rdy, S.O.) ϕ_1, ϕ_2 $\phi_{o(in)}$	100	= 0041	1.0 1.0 1.0	IS Root As
Three-State (Off State) Input Current $(V_{in} = 0.4 \text{ to } 2.4\text{V}, V_{CC} = 5.25\text{V})$ Data Lines	I _{TSI}	2491	10	μΑ
Output High Voltage $ (I_{LOAD} = -100 \ \mu Adc, \ V_{CC} = 4.75V) $ SYNC, Data, A0-A15, $\overrightarrow{R/W}$, ϕ_1 , ϕ_2	V _{он}	V _{ss} + 2.4	econés.	Vdc
Output Low Voltage (I _{LOAD} = 1.6 mAdc, $V_{CC} = 4.75V$) SYNC, Data, A0-A15, R/\overline{W} , ϕ_1 , ϕ_2	V _{OL}		V _{ss} + 0.4	Vdc
Power Dissipation 0 MHz (Standby) 1 MHz 2 MHz 3 MHz 4 MHz Low Power (RDY = 0)	P _D		10 20 40 60 80	μW mW
Capacitance at 25°C $ (V_{\rm in} = 0, {\rm f} = 1 {\rm MHz} \\ {\rm Logic} \\ {\rm Data} \\ {\rm A0-A15, R/W, SYNC} \\ \phi_{{\rm o(in)}} \\ \phi_{{\rm 1}} $	$egin{array}{c} C & & & & & & & & & & & & & & & & & & $	= = = = = = = = = = = = = = = = = = = =	5 10 10 10 30	pF
ϕ_2	$C\phi_2$	-	50	


NOTE

IRQ and NMI require external pull-up resistor.

EXAMPLE TIME BASE GENERATION



*CRYSTAL: CTS KNIGHTS MP SERIES, OR EQUIVALENT



F	CIN	COUT	ϕ_2
16 MHZ	16PF	16PF	4 MHZ
8 MHZ	18PF	18PF	2 MHZ
6 MHZ	20PF	20PF	1.5 MHZ
4 MHZ	24PF	24PF	1 MHZ


The oscillator in the R65C102 is series resonant.

The crystal input is divided by 4: (R65C102 ONLY) $\phi_{\rm 2} = \frac{\rm XTAL}{\rm 4}$

NOMINAL CRYSTAL PARAMETERS

	3.58	4.0	6.0	8.0	16.0	MHZ
RS	60	50	30-50	20-40	10-30	Ω
CO	3.5	6.5	4-6	4-6	3-5	PF
C1	.015	.025	.0102	.0102	.0102	PF
Q	740K	730K	720K	720K	720K	K

Note: These represent at-cut crystal parameters only. Others may be used.



R6500 Internal Architecture

ELECTRONIC DEVICES DIVISION REGIONAL ROCKWELL SALES OFFICES

Electronic Devices Division Rockwell International Electronic Devices Division HOME OFFICE YOUR LOCAL REPRESENTATIVE Electronic Devices Division Rockwell International Rockwell International 10700 West Higgins Rd . Suite 102 Rosemont, Illinois 60018 Heathrow House, Bath Rd A311 Jamboree Road Newport Beach, California 92660 Mailing Address: P.O. Box C Middlesex, England (01) 759-9911 Ext 35 Telex 851-25463 (312) 297-8862 TWX 910 233-0179 (RI MED ROSM) Newport Beach, California 92660 Mail Code 501-300 Tel: 714-833-4700 Electronic Devices Division Rockwell International Electronic Devices Rockwell Collins Via Boccaccio, 23 20123 Milano 5001B Greentree Executive Campus, Rt 73 TWX: 910 591-1698 Mariton, New Jersey 08053 (609) 596-0090 UNITED STATES Italy 498 74 79 Electronic Devices Division Rockwell International 1842 Reynolds Irvine, California 92714 (714) 833-4655 TWX 710 940-1377 EUROPE FAR EAST TWX 910 505-2518 Electronic Devices Division Electronic Devices Division Rockwell International Overseas Corp Rockwell International GmbH Fraunholerstrasse 11 D-8033 Munchen-Martinsried Electronic Devices Division Rockwell International Itohpia Hirakawa-cho Bldg 7-6. 2-chome Hirakawa-cho Chiyoda-ku. Tokyo 102. Japan 921 Bowser Road Richardson, Texas 75080 West Germany (214) 996-6500 Telex 73-307 9/82 Telex 0521/2650 rimd d Telex J22198